


2020 Wilson Research Group Functional Verification Study

Harry Foster


October 2020

2020 Study Background

- Our worldwide study is highly respected and referenced
 - Study pool not based on Mentor's customer list
 - Double blind study
- Sample frame for 2020: **1492** participants
 - **7.4x** larger than 2004 Ron Collett International study
- Confidence interval 95%
 - **±3%** Margin of Error



2020 Study Demographics






Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation


Mentor
A Siemens Business

2018 vs 2020 Study Demographics




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

2020 Study Participation by Market Segment



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


2020 Study Participation by Job Title




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

PARTICIPANT'S CURRENT DESIGN

2020 Study Participation by Targeted Implementation




Study Participation by Geometry Feature Size




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

2020 ASIC Study Participation by Gate Count




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

2020 ASIC Study Participants by Design Size




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

ASIC Number of Embedded Microprocessors



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


ASIC Mean Number of Embedded Microprocessors by Design Size



ASIC: Mean Number of Embedded Microprocessors by Design Size

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


FPGA Number of Embedded Microprocessors




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Projects Incorporating AI Processors/Accelerators


FPGA



Percentage of FPGA designs that contain any artificial intelligence processors or accelerators?




ASIC/IC



Percentage of ASIC/IC designs that contain any artificial intelligence processors or accelerators?

Projects Incorporating RISC-V Processors in Design


FPGA



Percentage of FPGA designs that contain a RISC-V processor in the design.




ASIC/IC




Percentage of ASIC/IC designs that contain a RISC-V processor in the design.

ASIC Number of Embedded DSP Cores



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


FPGA Number of Embedded DSP Cores



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Design Projects Implementing Security Features


FPGA



Percentage of FPGA projects implementing hardware security features in your design that you must verify.



ASIC/IC



Percentage of ASIC/IC projects implementing hardware security features in your design that you must verify.


Projects Working on Safety Critical Design



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


© 2020 Mentor Graphics Corporation

Adoption of Various Functional Safety Standards



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Biggest Functional Safety Project Challenge




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation

Mentor
A Siemens Business


PROJECT RESOURCES

Mean Peak Number of Engineers on an ASIC/IC Project



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


Mean Peak Number of Engineers By ASIC/IC Design Size



Mean Peak Number of ASIC Engineers by Design Size


Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Mean Peak Number of Engineers on a FPGA Project



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


Mean Time ASIC/IC Design Engineer is Doing Design vs Verification



Mean Percentage Time ASIC/IC Design Engineer is Doing Design vs Verification

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Mean Time Design FPGA Engineer is Doing Design vs Verification




Mean Percentage of Time FPGA Design Engineer is Doing Design vs Verification

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation


Mentor
A Siemens Business

Where ASIC/IC Verification Engineers Spend Their Time




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Where FPGA Verification Engineers Spend Their Time




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Percentage of ASIC/IC Project Time Spent in Verification



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


Percentage of FPGA Project Time Spent in Verification



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


VERIFICATION RESULTS

ASIC Completion to Project's Original Schedule




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Completion to Project's Original Schedule




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

ASIC Number of Required Spins Before Production




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Number of Non-trivial FPGA Bug Escapes into Production




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

ASIC Type of Flaws Contributing to Respin



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Type of Flaws Contributing to a Production Issue




* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation



Root Cause of ASIC Functional Flaws



Root Cause of ASIC Functional Flaws


* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation



Root Cause of FPGA Functional Flaws




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation




LANGUAGES & METHODOLOGIES

ASIC/IC Design Language Adoption Next Twelve Months



** Multiple answers possible


FPGA Design Language Adoption Next Twelve Months



* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Design Language Adoption in Europe




* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation



ASIC/IC Verification Language Adoption Next Twelve Months




ASIC Verification Language Adoption

** Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Verification Language Adoption Next Twelve Months




* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation




FPGA Verification Language Adoption Europe



* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


ASIC Methodologies and Testbench Base-Class Libraries



* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


FPGA Methodologies and Testbench Base-Class Libraries



* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


FPGA Methodologies and Testbench Base-Class Libraries Europe



* Multiple answers possible

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA OSVVM and UVVM Trends




FPGA Methodologies and Testbench Base-Class Libraries

* Multiple answers possible


Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

ASIC Assertion Language Adoption Next Twelve Months



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Assertion Language Adoption Next Twelve Months



* Multiple answers possible


Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation




POWER AND CLOCKING

ASIC/IC Number of Asynchronous Clock Domain




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Number of Asynchronous Clock Domain




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

ASIC/IC Actively Manage Power by Design Size



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


ASIC Power Management Features Verified



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


VERIFICATION TECHNIQUES

ASIC/IC Adoption of Formal Technology



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


Formal Technology Adoption by ASIC/IC Design Size



Formal Technology Adoption by ASIC/IC Design Size


Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Adoption of Formal Technology




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

ASIC Adoption of Dynamic Techniques




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Adoption of Dynamic Techniques



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


Emulation & FPGA Prototyping Adoption by Design Size



Emulation & FPGA Prototyping Adoption by ASIC/IC Design Size


Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Prototype Size in Terms of Number of FPGAs




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

ASIC Signoff Criteria



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Signoff Criteria




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

* Multiple answers possible


DOES THIS STUFF REALLY WORK?

Number of Non-trivial FPGA Bug Escapes into Production




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

Number of Non-trivial FPGA Bug Escapes into Production



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


2020 FPGA Verification Technique Adoption and Bug Escapes



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study


BIGGEST CHALLENGES

ASIC Biggest Functional Verification Challenge



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

FPGA Biggest Functional Verification Challenge




Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

SUMMARY

Summary


- Increased requirements driving complexity
- IC/ASIC projects mature in their processes
- FPGA projects are being forced to mature their processes
- Fewer bug escapes occur in project's with mature verification processes

2020 Functional Verification Reports



Verification Academy

The most comprehensive resource for verification training



Industry Data and Surveys

INDUSTRY DATA & SURVEYS

Every two years, Mentor Graphics commissions [Wilson Research Group](#) to conduct a broad, vendor-

independent survey of design verification practices around the world. Results of the functional verification study demonstrate an ongoing convergence of design and verification practices toward a common methodology.

Harry Foster

Acceleration


FPGA Verification

Planning, Measurement and Analysis

Walk


Sessions

Functional Verification Study - 2018




Harry Foster highlights the key findings from the 2018 Wilson Research Group Functional Verification Study, and provides his interpretation and analysis behind today's emerging trends.

Functional Verification Study - 2016




findings.

ASIC/IC Trends in Functional Verification - 2014



some insight into its findings.

FPGA Trends in Functional Verification - 2014



some insight into its findings.

