



VhdlCohen Publishing
& Consulting
<http://www.vhdlcohen.com/>
VhdlCohen@aol.com


PSL/SUGAR QUICK REFERENCE CARD

VHDL

From book: *Using PSL/SUGAR with Verilog and VHDL, Guide to Property Specification Language for Assertion-Based Verification*, Ben Cohen, 2003, isbn 0-9705394-4-4

Rev A 5/30/03

<p>Property Format property <name> = [operator] [enabling_condition(s)] [implication_operator(s)] (fulfilling_condition) [until until_ abort discharging_condition] [@(clock_expression)];</p>	<p>-- Example with embedded PSL -- psl property REQ_ACK_IN_4_CYCLES is -- always ({req and not ack} => {[*0 to 3]; ack} abort -- reset_n='0') @(clk'event and clk='1'); -- never (push and fifo_full and not pop);</p>
<p>Name : Identifier displayed when property fails Operator: always never Enabling condition: Boolean expression Implication operator: Relationship between expressions Fulfilling condition Tested behavior. Checked every verification cycle. Boolean expression or sequence. Last expression prior to any discharging condition. Discharging condition Stop checking of the behavior. clock expression When to sample the assertion. Generally a clock edge, but can be any Boolean expression. Default clock can be specified.</p>	<p>Implication operators -> RHS started when LHS is true. RHS is Boolean. -> next RHS evaluated in next cycle after LHS true. RHS is Boolean. -> RHS started in last cycle of the LHS true. LHS is a sequence { } => RHS started following cycle LHS condition true. LHS is a sequence { }. Shorthand for -> {true}; eventually! RHS is true in some future cycle, and must be true before the end of simulation. RHS is Boolean or a sequence Discharging conditions until(_) Fulfilling condition must hold until the expression is true. abort Cancels checking of an assertion. Default clock The <i>clock</i> default clock is (clk'event and clk='1'); property NeverRdWrBothActive = never (read and write);</p>
<p>SERE Operators ; Temporal concatenation {a; b; c} a at cycle t, b at t+1, c at t+2 c is true. [*] Consecutive repetition [*n] Repeats for n cycles [*] Repeats for zero or any number of cycles [+] Repeats for one or more cycles [*n:m] Repeats for min of n to max of m cycles [*n:inf] Repeats for a minimum of n cycles [*0: m] Either skipped or repeats max of m cycles [=] Non-consecutive repetition [->] GOTO repetition</p>	<p>Examples always ({go; req} => {not req and ack; data_transfer}); always ({a} => {b[*2]; c}); -- if a, then b; b; c sequence always ({a} => {[*2]; c}); -- if a, then -; -; c sequence always ({a} => {b[*1 to 3]; c}); if a then either of sequences: b; c b; b; c b; b; b; c always ({a} => {b[*0 to 3]; c}); if a then either of sequences: c / b; c b; b; c b; b; b; c always ({a} => {b[+]; c}); -- if a then either of sequence b; c b; b; c b; b;.....; b; c always ({a} => {[*]; b; c}); -- Cannot fail. For functional coverage if a then assertion completes when b; c sequence occurs. always ({a} => {b[=2]; c}); -- If a then two occurrence of b before c; always ({a} => {b[->2]; c}); -- If a then two occurrence of b any cycle before c, but last b must occur in cycle before c;</p>
<p>Eventually! Boolean -> eventually! Boolean Boolean -> eventually! {SERE}</p>	<p>-- Grant must always occur sometime after req. -- always ((req -> eventually! (grant)); -- always ((req -> eventually! {grant; ok});</p>
<p>Until Boolean until Boolean Boolean -> next Boolean until Boolean Boolean -> eventually! Boolean until Boolean Boolean -> next Boolean -> eventually! Boolean until Boolean Boolean -> eventually! Boolean -> eventually! Boolean until Boolean ({ SERE} => { SERE}) until Boolean</p>	<p>always (({a; b} => {c}) until (rst)); always ((state = S1 -> next ((state = S2) until (state=S3))); always(req -> eventually! ack until data_xfr; always ((state = S1) -> next (state = S2) -> eventually! (state=S3) until done); always(req -> eventually! ack -> eventually! data_xfr until done); always (({go; req} => {!req && ack; data_xfr}) until done);</p>

<p>Sequence composition operators : sequence fusion. Two sequences overlap by one cycle sequence disjunction. One of two alternative sequences hold at the current cycle & non-length-matching sequence conjunction. Two sequences both hold at the current cycle, regardless of whether they complete in same cycle or in different cycles. && length-matching sequence conjunction. Two sequences both hold at the current cycle, and both complete in the same cycle.</p>	 <p>↑ Fusion {a; b} : {c; d}</p> <p>↑ Sequence Disjunction {a; b} {c; d}</p> <p>Non-Length-Matching {a; [*]; b} & {c[*1 to 5]; d} ↑</p> <p>Length-Matching {a; [*]; b} && {c[*1 to 5]; d} ↑</p>
<p>Named sequences Define common sequences by name. Creates more readable and reusable code</p>	<pre>-- psl default clock is (rising_edge (clk)); -- psl sequence AB is {a; b}; -- psl sequence CD is {c; d}; -- psl sequence AB_EV is {a; [*]; b}; -- psl sequence CD_LIMITED is {c[*1 to 5]; d}; -- psl sequence EMBEDDED is {AB; CD}; -- psl property TEST1 is -- always ({go} -> {AB; CD_LIMITED}); -- psl property FUSION_TEST is -- always ({go} => {AB[*2] }; {CD[*2] }); -- psl property DISJUCTION_TEST is -- always ({go} => {AB} {CD}); -- psl property SEQUENCE_NON_MATCH_TEST is -- always ({go} => {AB_EV} & {CD_LIMITED});</pre>
<p>Verification Unit Assertions in external files</p>	<pre>-- entity name : abc_if_vunit -- architecture name: test vunit abc_if_vu (abc_if_vunit(test)) { -- assertions for abc_if_vunit entity default clock is (clk'event and clk = '0'); property SERE_TEST1 is always ((a -> (always {[*1 to 10]; b}))); property ABCD_NEXT is always (a -> next b -> next c -> next d); property ABCD_IF is always (a -> b -> c -> d); ... }</pre>
<p>Verification directives assert Property ; assume Property ; assume_guarantee Property ; restrict Sequence ; restrict_guarantee Sequence ; cover Sequence ; fairness Boolean ; strong fairness Boolean , Boolean ;</p>	<p>Verify a property holds. Constrain verification (e.g., input behavior) so that a property holds. Property and assumed property both hold. Initialize design to get to a specific state before checking assertions. Constrain design so sequence holds and verify restrict sequence holds. Check if a certain path was covered by the verification space Guide to verify the property only over fair paths. A path is <i>fair</i> if every fairness constraint holds along the path.</p>
<p>PSL in Design Process</p> <ul style="list-style-type: none"> • Requirements • Synthesizable HDL • Testbench • Integration into application • Verification • Documentation 	<ul style="list-style-type: none"> . Clarifies properties of specifications. Great for requirements review. . Documents design implementation properties. Great for code reviews . Facilitates TB designs. Eases uncertainties in microcycle timing of DUT. . Detects errors during design integration. . Detects errors, white-box verification. Provides functional verification. . Properties and simulation with assertion metrics enhance documentation.
<p>Guide also available at</p>	<p>http://www.vhdlcohen.com/ Models and Papers</p>

