

## VhdlCohen Publishing & Consulting http://www.vhdlcohen.com/

VhdlCohen@aol.com

## PSL/SUGAR QUICK REFERENCE CARD VERILOG

From book: Using PSL/SUGAR with Verilog and VHDL, Guide to Property Specification Language for Assertion-Based Verification, Ben Cohen, 2003, isbn 0-9705394-4-4

Rev A 5/30/03	
Property Format	// Example with embedded PSL
<b>property</b> <name> = [operator] [enabling_condition(s)]</name>	
[implication_operator(s)] (fulfilling_condition)	// psl property REQ_ACK_IN_4_CYCLES =
[until   until   abort discharging condition]	// always({req && !ack} $ =>$ {[*0:3]; ack} abort !reset n) @(posedge clk);
[@(clock expression)]:	// <b>never</b> (push && fifo full && !pop):
Name : Identifier displayed when property fails	Implication operators
Operator: always   never	-> RHS started when LHS is true. RHS is Boolean.
<b>Enabling condition</b> : Boolean Zero=false non-	-> next RHS evaluated in next cycle after LHS true RHS is Boolean
Zero-true	-> RHS started in last cycle of the LHS true LHS is a sequence {}
Implication operator: Relationship between	-> RHS started following cycle I HS condition true I HS is a
expressions	$\downarrow \rightarrow$ Kind started following eyere Erid condition rule. Erid is a sequence $\{\}$ Shorthand for $\downarrow \rightarrow$ (true:
Fulfilling condition Tested behavior Checked every	eventually! PHS is true in some future cycle and must be true before
<u>running condition</u> residu benavior. Checked every	the end of simulation PHS is Boolean or a sequence
expression prior to any discharging condition	Discharging conditions
Discharging condition Stop checking of the behavior	<b><u>Discuting second tion</u></b> <b>until</b> () Fulfilling condition must hold until the expression is true
alock expression When to comple the assertion	<b>ahert</b> Canada abacking of an assertion
Ciock expression when to sample the assertion.	abort Cancels checking of an assertion.
Generally a clock edge, but can be any Boolean	Default clock
expression. Default clock can be specified.	The clock default clock = (posedge clk); $D_{1} = D_{1} = D_{1} = D_{2} = D_{1} = D_{2} = D_$
	<b>property</b> NeverRdWrBothActive = <b>never</b> (read && write);
<u>SERE Operators</u>	Examples
; Temporal concatenation	<b>always</b> ( $\{go; req\} \models \{!req \&\& ack; data_transfer\}$ );
$\{a; b; c\}$ a at cycle t, b at t+1, c at t+2 c is true.	
[*] Consecutive repetition	<b>always</b> ({a} $\mid => \{b[*2]; c\}$ ); // if a, then b; b; c sequence
[*n] Repeats for n cycles	<b>always</b> ({a} $\mid => \{ [*2]; c \} ); // \text{ if } a, \text{ then } -; -; c \text{ sequence}$
[*] Repeats for zero or any number of cycles	<b>always</b> ({a} $\models$ {b[*1:3]; c}); if a then either of sequences:
[+] Repeats for one or more cycles	b; c   b; b; c   b; b; b; c
[*n:m] Repeats for min of n to max of m cycles	<b>always</b> ({a} $\models $ {b[*0:3]; c}); if a then either of sequences:
[*n:inf] Repeats for a minimum of n cycles	$c \mid h; c \mid h; h; c \mid h; h; h; c$
[*0: m] Either skipped or repeats max of m cycles	<b>always</b> $(\{a\} \models \{b[+]; c\})$ ; // if a then either of sequence
	$h \cdot c \mid h \cdot h \cdot c \mid h \cdot h \cdot c$
	always $(\{a\} \mid \rightarrow \{[*]: h: c\}): // Cannot fail For functional coverage$
	// if a then assertion completes when b: c sequence occurs
[ = ] Non-consecutive repetition	always $(J_a) = \int b[-2] c_b$ : // If a then two occurrence of h before c:
[->] GOTO repetition	always $(\{a\} \mid => \{b[=2], c\})$ , $\#$ if a then two occurrence of b before $c$ , always $(\{a\} \mid => \{b[=2]; c\})$ ; $\#$ if a then two occurrence of b any cycle
	hefore c but last h must occur in cycle before c:
Eventually	// Grant must always occur sometime after rea
Eventually: Declear > quantually! Declear	// Orant must always occur sometime after req.
Doolean > eventualy! Doolean	// always ((leq) -> eventually! (grant, $old)$ ).
Doolean -> eventuary! {SERE}	// always ((req) -> eventually: {grant; ok});
Unui Declear mtil Declear	a $b$ $a$ $b$
Boolean <b>until</b> Boolean	always (( $\{a, b\} \mid => \{c\}$ ) until (rst));
Boolean -> next Boolean until Boolean	<b>always</b> ((state = $S1$ ) -> <b>next</b> ((state = $S2$ ) <b>until</b> (state= $S3$ )));
Boolean -> eventually! Boolean until Boolean	always(req -> eventually! ack until data_xir;
Boolean -> next Boolean	always ((state = $S1$ ) -> next (state = $S2$ ) -> eventually! (state= $S3$ )
-> eventually! Boolean until Boolean	until done);
Boolean -> eventually! Boolean	always( req -> eventually! ack -> eventually! data_xfr until done);
-> eventually! Boolean until Boolean	
$(\{ SERE \} \mid => \{ SERE \})$ until Boolean	<b>always</b> (( $\{go; req\} \mid => \{!req \&\& ack; data xfr\}$ ) <b>until</b> done);

a	
Sequence composition operators	
: sequence fusion. Two sequences overlap by one cycle	
sequence disjunction. One of two alternative sequences	
hold at the current cycle	
& non-length-matching sequence conjunction. Two	
sequences both hold at the current evale, recordlass of	Fusion $\{a, b\}$ : $\{c, d\}$
sequences both hold at the current cycle, regardless of	
whether they complete in same cycle or in different cycles.	$\clubsuit$ Sequence Disjuction {a; b}   {c; d}
&& length-matching sequence conjunction. Two	
sequences both hold at the current cycle, and both complete	Non-Length-Matching $\{a; [*]; b\} \& \{c[*1:5]; d\} \uparrow$
in the same cycle.	Langth Matching (a: [*], b) & & (a[*1,5], d)
	Lengui-Matching $\{a, [1], b\}$ at $\{c[1, 0], u\}$
Named sequences	// <b>psl default clock</b> = (posedge clk);
Define common sequences by name.	// <b>psl sequence</b> $AB = \{a; b\};$
Creates more readable and reusable code	// psl sequence $CD = \{c; d\};$
	// <b>psl sequence</b> AB EV = $\{a; [*]; b\}$ :
	// nsl sequence CD LIMITED = { $c[*1:5]$ : d}:
	// psi sequence $CD_DIMTED = \{0, 1, 5\}, 0\},$
	// psi sequence $EMDEDDED = \{AD, CD\},$
	// psi property IESII =
	// always ( $\{go\} \mid > \{AB; CD\_LIMITED\}$ );
	// psl property FUSION_TEST =
	// always ( $\{go\} \models \{AB[*2]\}: \{CD[*2]\}$ );
	// psl property DISJUCTION TEST =
	$// always (\{g_0\} \models \{AB\} \mid \{CD\})$
	// $nd ways ((50)   => (1D)   (CD)),$
	$//$ psi property SEQUENCE_NON_MATCH_TEST =
	// always ( $\{go\} \models \{AB\_EV\} \& \{CD\_LIIVIITED\}$ );
Verification Unit	module reqack // in file reqack.v
Assertions in external files	();
	endmodule
	<b>vunit</b> v1 (regack) {
	//in file regark vu
	default clock - (posedge clk):
	$\frac{1}{2} \frac{1}{2} \frac{1}$
	property $KEQ_ACK = aiways ((ieq && bus_available) -> (ack));$
	<b>property</b> ABCD_NEXT = always ( $a \rightarrow next b \rightarrow next c \rightarrow next d$ );
	<b>property</b> $ABCD_IF = always (a \rightarrow b \rightarrow c \rightarrow d);$
	}
Verification directives	
assert Property :	Verify a property holds.
assume Property ·	Constrain verification (e.g. input behavior) so that a property holds
assume guarantee Property .	Property and assumed property both hold
assume_guarantee rioperty,	Initialize design to get to a specific state before shealing assertions
restrict Sequence;	initialize design to get to a specific state before checking assertions.
restrict_guarantee Sequence;	Constrain design so sequence holds and verify restrict sequence holds.
cover Sequence;	Check if a certain path was covered by the verification space
fairness Boolean ;	Guide to verify the property only over fair paths.
strong fairness Boolean , Boolean ;	A path is <i>fair</i> if every fairness constraint holds along the path.
PSL in Design Process	
Requirements	Clarifies properties of specifications. Great for requirements review
	Documents design implementation properties. Great for adda raviewa
Synthesizable HDL	Easilitates TD designs Esses uncertainting in the finite of DUT
Testbench	. Facilitates 1B designs. Eases uncertainties in microcycle timing of DUT.
Integration into application	. Detects errors during design integration.
Verification	. Detects errors, white-box verification. Provides functional verification.
Documentation	. Properties and simulation with assertion metrics enhance documentation.
	-
Guide also available at	http://www.vhdlcohen.com/ Models and Papers