

Introduction to the Design Verification Unit **COMS30026** (COMS30086)

Kerstin Eder 

Trustworthy Systems Lab

Welcome to Design Verification

- Lecturer and Unit Director
 - Kerstin EDER
 - School of Computer Science
- Lecture slides, exercises and additional material are available at uobdv.github.io/Design-Verification/
- Pre-recordings of all lectures are available on Blackboard with weekly links posted on Teams
 - Topics for each week can be found on github
- Comments and feedback are always welcome
 - Blackboard “Discussion forum”

Design Verification Unit Details

- Lectures during weeks 1-5, 7-8 and week 12
 - See timetable for lecture times and locations
 - A revision session is scheduled for Week 12

Timetable



University of Bristol Timetable of activities - Teaching Block 1 (weeks 1 - 12)

	08:00	08:30	09:00	09:30	10:00	10:30	11:00	11:30	12:00	12:30	13:00	13:30	14:00	14:30	15:00	15:30	16:00	16:30	17:00	17:30	18:00	18:30
Monday																				COMS30026 QUEENS BLDG 1.18 LT Wks:2 Design Verification KIE Lecture		
Tuesday														COMS30026 ADA LOVELACE BLDG SM4 Wks:2 - 5, 7 - 8 Design Verification KIE Lecture								
Wednesday																						
Thursday																						
Friday																						

Design Verification Unit Details

- Lectures during weeks 1-5, 7-8 and week 12
 - See timetable for lecture times and locations
 - A revision session is scheduled for Week
 - Microsoft Teams:
COMS30026: Design Verification (Teaching Unit)

Please check your timetable regularly in case of any changes.



Design Verification Unit Details

- Lectures during weeks 1-5, 7-8 and week 12
 - See timetable for lecture times and locations
 - A revision session is scheduled for Week
 - Microsoft Teams:
COMS30026: Design Verification (Teaching Unit)

Please check your timetable regularly in case of any changes.



- Practical Work during weeks 1-5, 7-8 and in weeks 9-11 CW with lab sessions on
 - Wednesdays 9:00 (50 min) *not supervised*, and
 - Thursdays 12:00 (50 min)
 - MVB 1.15 PC lab
 - Lab support on demand on Thursdays ☺

What is this unit about?

Aim: To familiarise you with the state of the art in Design Verification, and to give you the **technical background** plus some of the **practical skills** expected from a **professional Design Verification Engineer**.

in design verification engineer

Jobs Date posted Company Easy Apply

99+ results Greater Bristol Area, United Kingdom

- IC** **Design Verification Engineer** ✓
IC Resources
Bristol, England, United Kingdom (On-site)
2 weeks ago · Be an early applicant
- zeroRISC** **SoC/ASIC Design Verification Engineer**
zeroRISC
Bristol, England, United Kingdom (Hybrid)
1 month ago · Be an early applicant · Easy Apply
- IC** **Design Verification Engineer** ✓
IC Resources
Greater Bristol Area, United Kingdom (On-site)
Actively reviewing applicants
2 weeks ago · Easy Apply
- Infineon** **Senior Staff Verification Engineer (f/m/div)** ✓
Infineon Technologies
Bristol, England, United Kingdom (Hybrid)
1 week ago
- MBDA** **Validation and Verification Engineer** ✓
MBDA
Bristol, England, United Kingdom (Hybrid)
1 connection works here
2 weeks ago
- Infineon** **Principal Verification Engineer (f/m/div)** ✓
Infineon Technologies
Bristol, England, United Kingdom (Hybrid)
6 connections work here
2 weeks ago
- MBDA** **Design Assurance Technical Advisor** ✓
MBDA
Bristol, England, United Kingdom (Hybrid)
1 week ago · Be an early applicant
- arm** **Senior Verification Engineer** ✓
Arm
Bristol, England, United Kingdom (Hybrid)
5 connections work here
1 week ago · Be an early applicant

What is this unit about?

Aim: To familiarise you with the state of the art in Design Verification, and to give you the **technical background** plus some of the **practical skills** expected from a **professional Design Verification Engineer**.

- **Pre-/Co-requisites:** programming experience and a basic understanding of computer architecture

Unit Outline

Lecture Topics

- Introduction: What is Verification? What is a Testbench?
- Verification hierarchy, driving & checking, verification tools
- Verification cycle, methodology and plan
- Simulation-based Verification: stimuli generation, checking, coverage
- Advanced Testbench Design Methodology with SpecMan Elite and e
- Assertion-based Verification (ABV)
- Functional Formal Verification and Property Checking DEMO

Practical work

- Exercise 1: Teach yourself the basics of the Verilog HDL
- Exercise 2: Introduction to the ModelSim/Questa Simulator
- Practical 1, weeks 2-4: Verification of calculator design with ModelSim
- Exercise 3: How to collect Code Coverage with ModelSim/Questa
- Exercise 4: Introduction to SpecMan Elite and e
- Practical 2, weeks 5-8: Advanced testbench design with SpecMan Elite, the e language and formal verification with JasperGold (optional)

Unit Learning Outcomes

On successful completion of this unit, ALL students will be able to:

1. Discuss the process of design verification, its complexities and limits.
2. Describe a variety of state-of-the-art verification techniques, including test-based and formal methods, their foundations, practical use, advantages and limits.
3. Set verification goals, select suitable verification methods and techniques to achieve these and assess the associated risks.

When the unit is taken with the associated 20 credit MAJOR option, students will also be able to:

4. Compile a verification plan, organise resources and perform a functional verification (as part of a small verification project).
5. Demonstrate a range of practical skills in the use of state-of-the-art professional verification tools and environments.
6. Document verification completion criteria, monitor progress, determine verification effectiveness and assess when the project can be signed off.

Design Verification Assessment

- For students taking this unit with the **Topics in Computer Science (MINOR)** examination unit, it will contribute 50% towards the 20CP Topics in Computer Science exam, (equivalent to 1 hour of exam time) that will be sat during the winter examination period. This closed-book exam will assess Learning Outcomes 1, 2, and 3.
- **For students taking this unit as a 20CP MAJOR option, there will be two elements of assessment:**
 - A mid-term in-class written test that will assess Learning Outcomes 1, 2 and 3 (worth 30% of the unit)
 - An end-of-term practical assignment (plan, execute and document a verification activity) taking place during Weeks 9-11) that will assess Learning Outcomes 4, 5 and 6 (worth 70% of the unit)

TABLE 1: Generic Marking Criteria mapped against the three marking scales


Grade	0-20 point scale	0-100 point scale	Criteria to be satisfied
A	20 19 18	100 94 89	□ Work would be worthy of dissemination under appropriate conditions. □ Mastery of advanced methods and techniques at a level beyond that explicitly taught. □ Ability to synthesise and employ in an original way ideas from across the subject. □ In group work, there is evidence of an outstanding individual contribution. □ Excellent presentation. □ Outstanding command of critical analysis and judgement.
	17 16 15	83 78 72	□ Excellent range and depth of attainment of intended learning outcomes. □ Mastery of a wide range of methods and techniques. □ Evidence of study and originality clearly beyond the bounds of what has been taught. □ In group work, there is evidence of an excellent individual contribution. □ Excellent presentation. □ Able to display a command of critical analysis and judgement.
B	14 13 12	68 65 62	□ Attained all the intended learning outcomes for a unit. □ Able to use well a range of methods and techniques to come to conclusions. □ Evidence of study, comprehension, and synthesis beyond the bounds of what has been explicitly taught. □ Very good presentation of material. □ Able to employ critical analysis and judgement. □ Where group work is involved there is evidence of a productive individual contribution.
C	11 10 9	58 55 52	□ Some limitations in attainment of learning objectives but has managed to grasp most of them. □ Able to use most of the methods and techniques taught. □ Evidence of study and comprehension of what has been taught □ Adequate presentation of material. □ Some grasp of issues and concepts underlying the techniques and material taught. □ Where group work is involved there is evidence of a positive individual contribution.
D	8 7	48 45	□ Limited attainment of intended learning outcomes. □ Able to use a proportion of the basic methods and techniques taught. □ Evidence of study and comprehension of what has been taught, but grasp insecure. □ Poorly presented.
E	6	42	□ Some grasp of the issues and concepts underlying the techniques and material taught, but weak and incomplete.
	5	35	□ Attainment of only a minority of the learning outcomes. □ Able to demonstrate a clear but limited use of some of the basic methods and techniques taught. □ Weak and incomplete grasp of what has been taught. □ Deficient understanding of the issues and concepts underlying the techniques and material taught.
	1 - 4	7 - 29	□ Attainment of nearly all the intended learning outcomes deficient. □ Lack of ability to use at all or the right methods and techniques taught. □ Inadequately and incoherently presented. □ Wholly deficient grasp of what has been taught. □ Lack of understanding of the issues and concepts underlying the techniques and material taught.
0	0	0	□ No significant assessable material, absent, or assessment missing a "must pass" component.

TABLE 1: Generic Marking Criteria mapped against the three marking scales

Grade	0-20 point scale	0-100 point scale	Criteria to be satisfied
A	20 19 18	100 94 89	□ Work would be worthy of dissemination under appropriate conditions. □ Mastery of advanced methods and techniques at a level beyond that explicitly taught. □ Ability to synthesise and employ in an original way ideas from across the subject. □ In group work, there is evidence of an outstanding individual contribution. □ Excellent presentation. □ Outstanding command of critical analysis and judgement.
	17 16 15	83 78 72	□ Excellent range and depth of attainment of intended learning outcomes. □ Mastery of a wide range of methods and techniques. □ Evidence of study and originality clearly beyond the bounds of what has been taught. □ In group work, there is evidence of an excellent individual contribution. □ Excellent presentation. □ Able to display a command of critical analysis and judgement.
B	14 13 12	68 65 62	□ Attained all the intended learning outcomes for a unit. □ Able to use well a range of methods and techniques to come to conclusions. □ Evidence of study, comprehension, and synthesis beyond the bounds of what has been explicitly taught. □ Very good presentation of material. □ Able to employ critical analysis and judgement. □ Where group work is involved there is evidence of a productive individual contribution.
C	11 10 9	58 55 52	□ Some limitations in attainment of learning objectives but has managed to grasp most of them. □ Able to use most of the methods and techniques taught. □ Evidence of study and comprehension of what has been taught □ Adequate presentation of material. □ Some grasp of issues and concepts underlying the techniques and material taught.

Literature and Study Resources

- **Writing Testbenches: Functional Verification of HDL Models** by Janick Bergeron. Second Edition, Kluwer, 2003.
- **Comprehensive Functional Verification** by Bruce Wile, John Goss and Wolfgang Roesner. Elsevier, 2005.
- verificationacademy.com
- **In addition:**
 - Lecture slides on github unit web page
 - Supplementary literature and activities on github unit web page <https://uobdv.github.io/Design-Verification/>



[**Credits:** Parts of the lecture notes contain material from the book “Comprehensive Functional Verification” by Bruce Wile et al, the book “Writing Testbenches: Functional Verification of HDL Models” by Janick Bergeron, the book “The Verilog Hardware Description Language” by Donald Thomas and from lecture slides developed at IBM (by Avi Ziv and Jaron Wolfstal), the University of Pittsburgh, Penn State University, North Carolina State University and Ohio State University. The HDL for the assignments has been developed at IBM.]

Questions



<https://www.bristol.ac.uk/tsl>