

COMS30026 Design Verification

Assertion-based Verification

Kerstin Eder

Trustworthy Systems Laboratory

<https://www.bristol.ac.uk/engineering/research/trustworthy-systems-laboratory/>

What is an assertion?

- An **assertion** is a statement that a particular property is required to be true.
 - A property is a Boolean-valued expression, e.g. in SystemVerilog.
- Assertions can be checked either during simulation or using a formal property checker.



What is an assertion?

- An **assertion** is a statement that a particular property is required to be true.
 - A property is a Boolean-valued expression, e.g. in SystemVerilog.
- Assertions can be checked either during simulation or using a formal property checker.
- Assertions have been used in SW development for a long time.
 - assert.h in standard library of C
 - #include <assert.h>
 - C preprocessor macro assert()
 - Used to detect **NULL** pointers, out-of-range data, ensure loop invariants, pre- and post-conditions, etc



Assertions in C code

```
1 #include <stdio.h>
2 #include <assert.h>
3
4 int mysquare(int n) {
5     int s = 0;
6     int i = 0;
7     int k = 0; /* assertion variable to count the number of times in the loop */
8
9     assert (n >= 0); // Pre-condition to catch invalid input
10
11     assert (s == k*n && i==k); // Invariant to catch mistaken variable initialisation, e.g. i != 0 or s != 0
12
13     while (i < n) {
14         s = s + n;
15         i = i + 1;
16         k = k + 1;
17         assert ((s == k*n) && (i==k)); // Invariant to catch errors in the loop computation
18     }
19
20     assert (k == n); // Post-condition to catch a mistaken final state of the loop
21
22     assert (s == k*n && i==k); // Invariant to catch errors in the loop computation
23
24     assert (s == n * n); // Check desired post-condition
25
26     return s;
27 }
28
29
30
31 int main() {
32     int n = -4;
33     int square = 0;
34
35     printf("n = %d\n", n);
36     square = mysquare(n);
37     printf("n^2 = %d\n", square);
38
39     return 0;
40 }
```




Assertions in C code

```
1 #include <stdio.h>
2 #include <assert.h>
3
4 int mysquare(int n) {
5     int s = 0;
6     int i = 0;
7     int k = 0; /* assertion variable to count the number of times in the loop */
8
9     assert (n >= 0); // Pre-condition to catch invalid input
10    assert (s == k*n && i==k); // Invariant to catch mistaken variable initialisation, e.g. i != 0 or s != 0
11
12    while (i < n) {
13        s = s + n;
14        i = i + 1;
15        k = k + 1;
16        assert ((s == k*n) && (i==k)); // Invariant to catch errors in the loop computation
17    }
18
19    assert (k == n); // Post-condition to catch a mistaken final state of the loop
20
21    assert (s == k*n && i==k); // Invariant to catch errors in the loop computation
22
23    assert (s == n * n); // Check desired post-condition
24
25    return s;
26 }
27
28 }
29
30
31 int main() {
32     int n = -4;
33     int square = 0;
34
35     printf("n = %d\n", n);
36     square = mysquare(n);
37     printf("n^2 = %d\n", square);
38
39     return 0;
40 }
```

Terminal output:

```
[cskie@it000908:SLIDES$ gcc mysquare.c -o mysquare
[cskie@it000908:SLIDES$ ./mysquare
n = 4
n^2 = 16 ✓
[cskie@it000908:SLIDES$ gcc mysquare.c -o mysquare
[cskie@it000908:SLIDES$ ./mysquare
n = -4
Assertion failed: (n >= 0), function mysquare, file mysquare.c, line 9
Abort trap: 6
[cskie@it000908:SLIDES$ _
```




Assertions in C code

```
1 #include <stdio.h>
2 #include <assert.h>
3
4 int mysquare(int n) {
5     int s = 0;
6     int i = 0;
7     int k = 0; /* assertion variable to count the number of times in the loop */
8
9     assert (n >= 0); // Pre-condition to catch invalid input
10
11     assert (s == k*n && i==k); // Invariant to catch mistaken variable initialisation, e.g. i != 0 or s != 0
12
13     while (i < n) {
14         s = s + n;
15         i = i + 1;
16         k = k + 1;
17         assert ((s == k*n) && (i==k)); // Invariant to catch errors in the loop computation
18     }
19
20
21     assert (k == n); // Post-condition to catch a mistaken final state of the loop
22
23     assert (s == k*n && i==k); // Invariant to catch errors in the loop computation
24
25     assert (s == n * n); // Check desired post-condition
26
27     return s;
28 }
29
30
31 int main() {
32     int n = -4;
33     int square = 0;
34
35     printf("n = %d\n", n);
36     square = mysquare(n);
37     printf("n^2 = %d\n", square);
38
39     return 0;
40 }
```

Terminal output:

```
[cskie@it000908:SLIDES$ gcc mysquare.c -o mysquare
[cskie@it000908:SLIDES$ ./mysquare
n = 4
n^2 = 16 ✓
[cskie@it000908:SLIDES$ gcc mysquare.c -o mysquare
[cskie@it000908:SLIDES$ ./mysquare
n = -4
Assertion failed: (n >= 0), function mysquare, file mysquare.c, line 9
Abort trap: 6
[cskie@it000908:SLIDES$ _
```



HW Assertions

- **Combinatorial** (i.e. “zero-time”) **conditions**
 - ensure functional correctness
 - must be valid at all times
 - ■ “The buffer never overflows.”
 - ■ “The register always holds a single-digit value.”
 - ■ “The state machine encoding is one hot.”



HW Assertions

- **Combinatorial** (i.e. “zero-time”) **conditions**
 - ensure functional correctness
 - must be valid at all times
 - ■ “The buffer never overflows.”
 - ■ “The register always holds a single-digit value.”
 - ■ “The state machine encoding is one hot.”
- **Temporal conditions**
 - to verify sequential functional behaviour over a period of time
 - “The grant signal must be asserted for a single clock cycle.”
 - “A request must always be followed by a grant or an abort within 5 clock cycles.”
 - **Temporal assertion languages facilitate specification of temporal properties.**
 - System Verilog Assertions (SVA)
 - Property Specification Language (PSL)



The Open Verification Library

- Revolution through Foster & Bening's OVL for Verilog in early 2000
 - Clever way of encoding a re-usable assertion library originally in Verilog. 😊
 - 33 assertion checkers
 - OVL language support for: Verilog, VHDL, PSL, SVA

```
assert_never_logic.v
1 // Accellera Standard V2.8.1 Open Verification Library (OVL).
2 // Accellera Copyright (c) 2005-2014. All rights reserved.
3
4 //-----
5 // ASSERTION
6 //-----
7 `ifndef OVL_ASSERT_ON
8
9 // 2-STATE
10 // =====
11 wire fire_2state_1;
12 always @(posedge clk) begin
13     if (`OVL_RESET_SIGNAL == 1'b0) begin
14         // OVL does not fire during reset
15     end
16     else begin
17         if (fire_2state_1) begin
18             ovl_error_t(`OVL_FIRE_2STATE,"Test expression is not FALSE");
19         end
20     end
21 end
22
23 assign fire_2state_1 = (test_expr == 1'b1);
24
```



The Open Verification Library

- Revolution through Foster & Bening's OVL for Verilog in early 2000
 - Clever way of encoding a re-usable assertion library originally in Verilog. 😊
 - 33 assertion checkers
 - OVL language support for: Verilog, VHDL, PSL, SVA

```
1 // Accellera Standard V2.8.1 Open Verification Library (OVL).
2 // Accellera Copyright (c) 2005-2014. All rights reserved.
3
4 //-----
5 // ASSERTION
6 //-----
7 `ifndef OVL_ASSERT_ON
8
9 // 2-STATE
10 // =====
11 wire fire_2state_1;
12 always @(posedge clk) begin
13     if (`OVL_RESET_SIGNAL == 1'b0) begin
14         // OVL does not fire during reset
15     end
16     else begin
17         if (fire_2state_1) begin
18             ovl_error_t(`OVL_FIRE_2STATE "Test expression is not FALSE");
19         end
20     end
21 end
22
23 assign fire_2state_1 = (test_expr == 1'b1);
24
```



The Open Verification Library

- Revolution through Foster & Bening's OVL for Verilog in early 2000
 - Clever way of encoding a re-usable assertion library originally in Verilog. 😊
 - 33 assertion checkers
 - OVL language support for: Verilog, VHDL, PSL, SVA
- Assertions have now become very popular for Verification, giving rise to **Assertion-Based Verification** (and also Assertion-Based Design).

```
1 // Accellera Standard V2.8.1 Open Verification Library (OVL).
2 // Accellera Copyright (c) 2005-2014. All rights reserved.
3
4 //-----
5 // ASSERTION
6 //-----
7 `ifdef OVL_ASSERT_ON
8
9 // 2-STATE
10 // =====
11 wire fire_2state_1;
12 always @(posedge clk) begin
13     if (`OVL_RESET_SIGNAL == 1'b0) begin
14         // OVL does not fire during reset
15     end
16     else begin
17         if (fire_2state_1) begin
18             ovl_error_t(`OVL_FIRE_2STATE "Test expression is not FALSE");
19         end
20     end
21 end
22
23 assign fire_2state_1 = (test_expr == 1'b1);
```

OVL is an Accellera Standard

<http://www.accellera.org/downloads/standards/ovl> ←



SAFETY & LIVENESS



Safety Properties

- **Safety:** Something bad does not happen
 - The FIFO does not overflow.
 - The system does not allow more than one process at a time to modify the shared memory.
 - Requests are answered within 5 clock cycles.



Safety Properties

- **Safety:** Something bad does not happen
 - The FIFO **does not** overflow.
 - The system **does not** allow more than one process at a time to modify the shared memory.
 - Requests are answered within 5 clock cycles.
- More formally: *A safety property is a property for which any path violating the property has a finite prefix such that every extension of the prefix violates the property.*

[Accellera PSL-1.1 2004]

Safety properties can be falsified by a finite simulation run.




Liveness Properties

- **Liveness:** Something good eventually happens
 - The decoding algorithm eventually terminates.
 - Every request is eventually acknowledged.
- **More formally:** *A liveness property is a property for which any finite path can be extended to a path satisfying the property.* [Foster et al.: *Assertion-Based Design*. 2nd Edition, Kluwer, 2010.]



Liveness




- Assertion P must **eventually** be valid after the event occurs.

[Credits: Bening & Foster. Principles of Verifiable RTL Design. Kluwer 2001.]



Liveness



- Assertion P must **eventually** be valid after the event occurs.

[Credits: Bening & Foster. Principles of Verifiable RTL Design. Kluwer 2001.]





Von André Karwath aka Aka -
Eigenes Werk, CC BY-SA 2.5,
[https://commons.wikimedia.org/
w/index.php?curid=103762](https://commons.wikimedia.org/w/index.php?curid=103762)





Von André Karwath aka Aka -
Eigenes Werk, CC BY-SA 2.5,
[https://commons.wikimedia.org/
w/index.php?curid=103762](https://commons.wikimedia.org/w/index.php?curid=103762)





Liveness Properties




- **Liveness:** Something good eventually happens
 - The decoding algorithm **eventually** terminates.
 - Every request is **eventually** acknowledged.
- **More formally:** *A liveness property is a property for which any finite path can be extended to a path satisfying the property.* [Foster et al.: *Assertion-Based Design*. 2nd Edition, Kluwer, 2010.]

In theory, liveness properties can only be falsified by an infinite simulation run.

- Practically, we often assume that the “graceful end-of-test” represents infinite time.
 - If the good thing did not happen after this period, we assume that it will never happen, and thus the property is falsified.



Bounded Liveness




- Assertion P must **eventually** be valid after the event occurs

[Credits: Bening & Foster. Principles of Verifiable RTL Design. Kluwer 2001.]




Bounded Liveness



- Assertion P must **eventually** be valid after the **start event trigger** occurs and **before the end event trigger** occurs.



Invariant



- **Invariant Assertion Window:**
Assertion P is checked and expected to hold after the **start event** occurs and continues to be checked and is expected to hold until the **end event**.




EXAMPLE OVL CHECKERS



ovl_always

Checks that the value of an expression is TRUE.



Parameters/Generics:

severity_level ✓
property_type
msg

coverage_level
clock_edge ✓
reset_polarity ✓
gating_type


Class: 1-cycle assertion

Syntax

→ **ovl_always**
[*(severity_level, property_type, msg, coverage_level, clock_edge,*
reset_polarity, gating_type)]
instance_name (*clock, reset, enable, test_expr, fire*);

ovl_always

Checks that the value of an expression is TRUE.



Parameters/Generics:

severity_level ✓
property_type
msg

coverage_level
clock_edge ✓
reset_polarity ✓
gating_type


Class: 1-cycle assertion

Syntax

→ **ovl_always**


```
[#(severity_level, property_type, msg, coverage_level, clock_edge,  
reset_polarity, gating_type)]  
instance_name (clock, reset, enable, test_expr, fire);
```

Checks that $reg_a < reg_b$ is TRUE at each rising edge of *clock*.



ovl_next

Checks that the value of an expression is TRUE a specified number of cycles after a start event.



Parameters/Generics:

severity_level

num_cks

check_overlapping

check_missing_start

property_type

msg

coverage_level

clock_edge

reset_polarity


gating_type

Class: *n*-cycle assertion



ovl_next

Checks that the value of an expression is TRUE a specified number of cycles after a start event.



Parameters/Generics:

`severity_level` `msg`
`num_cks` `coverage_level`
`check_overlapping` `clock_edge`
`check_missing_start` `reset_polarity`
`property_type` `gating_type`

Class: `n-cycle assertion`



Syntax


→ `ovl_next`

```
[#(severity_level, num_cks, check_overlapping, check_missing_start,  
  property_type, msg, coverage_level, clock_edge, reset_polarity,  
  gating_type)]  
instance_name (clock, reset, enable, start_event, test_expr, fire);
```

Number of cycles after `start_event` is TRUE to wait to check that the value of `test_expr` is TRUE. Default: 1.

ovl_next

Checks that the value of an expression is TRUE a specified number of cycles after a start event.



Parameters/Generics:

severity_level

msg

num_cks

coverage_level

check_overlapping

clock_edge

check_missing_start

reset_polarity

property_type

gating_type

Class: *n*-cycle assertion




Syntax

→ **ovl_next**

```
[#(severity_level, num_cks, check_overlapping, check_missing_start,  
property_type, msg, coverage_level, clock_edge, reset_polarity,  
gating_type)]
```


```
instance_name (clock, reset, enable, start_event, test_expr, fire);
```

Checks that *b* is TRUE 4 cycles after *a* is TRUE.



ovl_next

Checks that the value of an expression is TRUE a specified number of cycles after a start event.



Parameters/Generics:

<i>severity_level</i>	<i>msg</i>
<i>num_cks</i>	<i>coverage_level</i>
<i>check_overlapping</i>	<i>clock_edge</i>
<i>check_missing_start</i>	<i>reset_polarity</i>
<i>property_type</i>	<i>gating_type</i>

Class: *n*-cycle assertion




Syntax

→ **ovl_next**

```
[#(severity_level, num_cks, check_overlapping, check_missing_start,  
property_type, msg, coverage_level, clock_edge, reset_polarity,  
gating_type)]
```

```
instance_name (clock, reset, enable, start_event, test_expr, fire);
```

Checks that *b* is TRUE 4 cycles after *a* is TRUE.



TYPE	NAME	PARAMETERS	PORTS	DESCRIPTION
Single-Cycle	<code>ovl_always</code>	$\{severity_level, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must always hold
Two Cycles	<code>ovl_always_on_edge</code>	$\{severity_level, edge_type, property_type, msg_coverage_level\}$	<code>clock, reset, enable, sampling_start, test_expr, fire</code>	<code>test_expr</code> holds 1 time <code>start</code> following the specified edge (e.g. type 0=no-edge, 1=pos, 2=msg, 3=any)
Event-bound	<code>ovl_atbitor</code>	$\{severity_level, width, priority_width, min_cls, max_cls, arbitration_rule, polarity, check_enable, onr_check, enable_low, msg_coverage_level\}$	<code>clock, reset, enable, reqs, grts, priorities, fire</code>	provides grants in response to requests, as per specified arbitration scheme and within a specified time window
Single-Cycle	<code>ovl_bits</code>	$\{severity_level, width, asserted, min_max, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	checks number of asserted (or deasserted) bits is within a specified range
n-Cycles	<code>ovl_change</code>	$\{severity_level, width, num_cls, action_on_new_start, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, fire</code>	<code>test_expr</code> must change within <code>num_cls</code> of <code>start_event</code> (action on <code>new_start</code> : 0=ignore, 1=restart, 2=error)
Single-Cycle	<code>ovl_code_distance</code>	$\{severity_level, width, min, max, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr1, test_expr2, fire</code>	checks hamming distance between two expressions
n-Cycles	<code>ovl_cycle_sequence</code>	$\{severity_level, num_cls, necessary_condition, property_type, msg_coverage_level\}$	<code>clock, reset, enable, event_s_sequence, fire</code>	If the initial sequence holds, the final sequence must also hold (necessary_condition: 0=trigger-on-most, 1=trigger-on-first, 2=trigger-on-first-until-held)
Two Cycles	<code>ovl_dbsomem</code>	$\{severity_level, width, value, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	If <code>test_expr</code> changes, it must decrease by the value parameter (modulo 2 ^{width})
Two Cycles	<code>ovl_delta</code>	$\{severity_level, width, min, max, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	If <code>test_expr</code> changes, the delta must be \geq min and \leq max
Single-Cycle	<code>ovl_even_parity</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must have an even parity, i.e. an even number of bits asserted
Event-bound	<code>ovl_fifo</code>	$\{severity_level, width, data_pass, req, negated_enq, latency, dq, latency_onload, count, high_water_mark, value_check, property_type, msg_coverage_level\}$	<code>clock, reset, enable, enq, dq, full, empty, enq_data, dq_data, preload, fire</code>	checks data integrity of a FIFO and ensures that the FIFO does not overflow or underflow
Two Cycles	<code>ovl_fifo_index</code>	$\{severity_level, depth, push_width, pop_width, property_type, msg_coverage_level, simultaneous_push_pop\}$	<code>clock, reset, enable, push, pop, fire</code>	FIFO pointers should never overflow or underflow
n-Cycles	<code>ovl_frame</code>	$\{severity_level, min_cls, max_cls, action_on_new_start, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, fire</code>	<code>test_expr</code> must not hold before <code>min_cls</code> cycles, but must hold at least once by <code>max_cls</code> cycles (action on <code>new_start</code> : 0=ignore, 1=restart, 2=error)
n-Cycles	<code>ovl_handshake</code>	$\{severity_level, min_ack_cycle, max_ack_cycle, req_drp, deassert_count, max_ack_length, property_type, msg_coverage_level\}$	<code>clock, reset, enable, req, ack, fire</code>	req and ack must follow the specified handshaking protocol
n-Cycles	<code>ovl_hold_value</code>	$\{severity_level, width, min, max, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, value, fire</code>	once <code>test_expr</code> matches value, <code>test_expr</code> doesn't change value until a specified event
Single-Cycle	<code>ovl_implication</code>	$\{severity_level, property_type, msg_coverage_level\}$	<code>clock, reset, enable, antecedent_expr, consequent_expr, fire</code>	if antecedent_expr holds then consequent_expr must hold in the same cycle
Two Cycles	<code>ovl_increment</code>	$\{severity_level, width, value, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	If <code>test_expr</code> changes, it must increment by the value parameter (modulo 2 ^{width})
Event-bound	<code>ovl_memory_async</code>	$\{severity_level, data_width, add_width, mem_size, add_check, init_check, one_read_check, one_write_check, value_check, property_type, msg_coverage_level\}$	<code>reset, enable, start_addr, and_addr, rsn, rdata, wen, waddr, wdata, fire</code>	ensures the integrity of accesses to an asynchronous memory
Event-bound	<code>ovl_memory_sync</code>	$\{severity_level, data_width, add_width, mem_size, pass_thru, add_check, init_check, conflict_check, one_read_check, one_write_check, value_check, property_type, msg_coverage_level\}$	<code>r, clock, wen, rsn, enable, start_addr, end_addr, rsn, raddr, rdata, wen, waddr, wdata, fire</code>	ensures the integrity of accesses to a synchronous memory
n-Cycles	<code>ovl_multiport_fifo</code>	$\{severity_level, width, depth, enq_count, dq, count, pass_thru, registered, enq_latency, dq_latency, preload_count, high_water_mark, full_check, empty_check, value_check, property_type, msg_coverage_level\}$	<code>clock, reset, enable, enq, dq, enq_data, dq_data, full, empty, preload, fire</code>	ensures data integrity of a FIFO with multiple enqueue and dequeue ports, and checks underflow and overflow
Single-Cycle	<code>ovl_mutex</code>	$\{severity_level, width, invert_mode, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	ensures that the bits of an expression are mutually exclusive
Single-Cycle	<code>ovl_never</code>	$\{severity_level, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must never hold
Single-Cycle	<code>ovl_never_unknown</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must never be an unknown value, just boolean 0 or 1
Combinational	<code>ovl_never_unknown_async</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>reset, enable, test_expr, fire</code>	<code>test_expr</code> must never go to an unknown value asynchronously. It must remain to be 0 or 1
n-Cycles	<code>ovl_read</code>	$\{severity_level, num_cls, check_overlapping, check_missing_start, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, fire</code>	<code>test_expr</code> must hold <code>num_cls</code> cycles after <code>start_event</code> holds
Event-bound	<code>ovl_next_state</code>	$\{severity_level, width, next_count, min_hold, max_hold, disallow, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, cur_state, next_state, fire</code>	ensures expression transitions only to specified values
Event-bound	<code>ovl_no_contention</code>	$\{severity_level, width, num_drivers, min_quiet, max_quiet, property_type, msg_coverage_level\}$	<code>reset, enable, test_expr, driver_enables, fire</code>	ensures that a bus is driven according to specified contention rules
Two Cycles	<code>ovl_no_overflow</code>	$\{severity_level, width, min, max, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	If <code>test_expr</code> is at max in the next cycle, <code>test_expr</code> must be \geq min and \leq max
Two Cycles	<code>ovl_no_transition</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, start_state, next_state, fire</code>	If <code>test_expr</code> is at <code>start_state</code> in the next cycle, <code>test_expr</code> must not change to <code>next_state</code>
Two Cycles	<code>ovl_no_underflow</code>	$\{severity_level, width, min, max, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	If <code>test_expr</code> is at min in the next cycle, <code>test_expr</code> must be \geq min and \leq max
Single-Cycle	<code>ovl_odd_parity</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must have an odd parity, i.e. an odd number of bits asserted
Single-Cycle	<code>ovl_one_cold</code>	$\{severity_level, width, inactive, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must be one-cold, i.e. exactly one bit set low (inactive 0=to-all-zero, 1=to-all-one, 2=pure-one-cold)
Single-Cycle	<code>ovl_one_hot</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>reset, n, enable, test_expr, fire</code>	<code>test_expr</code> must be one-hot, i.e. exactly one bit set high
Combinational	<code>ovl_proposition</code>	$\{severity_level, property_type, msg_coverage_level\}$	<code>reset, n, enable, test_expr, fire</code>	<code>test_expr</code> must hold asynchronously (not just at a clock edge)
Two Cycles	<code>ovl_racecount_state</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, state_expr, check_value, sample_event, fire</code>	<code>state_expr</code> must equal <code>check_value</code> on a rising edge of <code>sample_event</code> (also checked on rising edge of 'OVL_END_OF_SIMULATION')
Single-Cycle	<code>ovl_range</code>	$\{severity_level, width, min, max, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must be \geq min and \leq max
Event-bound	<code>ovl_reg_loaded</code>	$\{severity_level, width, start_count, end_count, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, end_event, src_expr, test_expr, fire</code>	ensures that a register is loaded with source data within a specified time window
n-Cycles	<code>ovl_req_ack_unique</code>	$\{severity_level, min_cls, max_cls, method, property_type, msg_coverage_level\}$	<code>clock, reset, enable, req, ack, fire</code>	ensures every request receives a corresponding acknowledge in a specified time window
n-Cycles	<code>ovl_req_requires</code>	$\{severity_level, min_cls, max_cls, property_type, msg_coverage_level\}$	<code>clock, reset, enable, req, trigger, req_follow, resp_loader, resp_trigger, fire</code>	ensures that every request event in <code>triggers</code> a valid request-response event sequence that finishes within a specified time window
n-Cycles	<code>ovl_stack</code>	$\{severity_level, width, depth, push_latency, pop_latency, high_water_mark, property_type, msg_coverage_level\}$	<code>clock, reset, enable, push, pop, full, empty, push_data, pop_data, fire</code>	ensures the data integrity of a stack and ensures that the stack does not overflow or underflow
n-Cycles	<code>ovl_time</code>	$\{severity_level, num_cls, action_on_new_start, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, fire</code>	<code>test_expr</code> must hold for <code>num_cls</code> cycles after <code>start_event</code> (action on <code>new_start</code> : 0=ignore, 1=restart, 2=error)
Two Cycles	<code>ovl_transition</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, start_state, next_state, fire</code>	If <code>test_expr</code> changes from <code>start_state</code> , then it can only change to <code>next_state</code>
n-Cycles	<code>ovl_unchange</code>	$\{severity_level, width, num_cls, action_on_new_start, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, fire</code>	<code>test_expr</code> must not change within <code>num_cls</code> of <code>start_event</code> (action on <code>new_start</code> : 0=ignore, 1=restart, 2=error)
n-Cycles	<code>ovl_valid_id</code>	$\{severity_level, width, min_cls, max_cls, max_instances, max_ids, issued_id, returned_id, flush_id, flush_id, fire\}$	<code>clock, reset, enable, issued, issued_count, returned, flush, issued_id, returned_id, flush_id, fire</code>	Ensures that each issued ID is returned within a specified time window; that returned IDs match issued IDs; and that the issued and outstanding IDs do not exceed specified limits
Single-Cycle	<code>ovl_value</code>	$\{severity_level, width, num_cls, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, value, disallow, fire</code>	ensures the value of an expression either matches a value in a specified list or does not match any value in the list
n-Cycles	<code>ovl_width</code>	$\{severity_level, min_cls, max_cls, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must hold for between <code>min_cls</code> and <code>max_cls</code> cycles
Event-bound	<code>ovl_win_change</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, end_event, fire</code>	<code>test_expr</code> must change between <code>start_event</code> and <code>end_event</code>
Event-bound	<code>ovl_window</code>	$\{severity_level, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, end_event, fire</code>	<code>test_expr</code> must hold after <code>start_event</code> and upto (including) the <code>end_event</code>
Event-bound	<code>ovl_win_unchange</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, start_event, test_expr, end_event, fire</code>	<code>test_expr</code> must not change between <code>start_event</code> and <code>end_event</code>
Single-Cycle	<code>ovl_zero_one_hot</code>	$\{severity_level, width, property_type, msg_coverage_level\}$	<code>clock, reset, enable, test_expr, fire</code>	<code>test_expr</code> must be one-hot or zero, i.e. at most one bit set high

PARAMETERS

severity_level
 +define+OVL_ASSERT_ON
 'OVL_FATAL
 +define+OVL_MAX_REPORT_ERROR=1
 'OVL_ERROR
 +define+OVL_INIT_MSG
 'OVL_WARNING
 +define+OVL_INIT_COUNT=<bench>+ovl_init_count
 'OVL_INFO

property_type
 +libext+*v+lib*
 'OVL_ASSERT
 -y <OVL_DIR>/std_ovl
 'OVL_ASSUME
 +indir+<OVL_DIR>/std_ovl
 'OVL_IGNORE

msg descriptive string

DESIGN ASSERTIONS

Monitors internal signals & Outputs

Examples

- * One hot FSM
- * Hit default case items
- * FIFO / Stack
- * Counters (overflow/increment)
- * FSM transitions
- * X checkers (ovl_never_unknown)

INPUT ASSUMPTIONS

Restricts environment

Examples

- * One hot inputs
- * Range limits e.g. cache sizes
- * Stability e.g. cache sizes
- * No back-to-back reqs
- * Handshaking sequences
- * Bus protocol



TYPE	NAME		DESCRIPTION	
Single-Cycle	ovl_always	n-Cycles	ovl_hold_value	test_expr must always hold
Two Cycles	ovl_always_on_start			test_expr holds for min_cycles following the specified edge (e.g. type 0=no-edge, 1=top, 2=eq, 3=any)
Event-bound	ovl_arbitrar			provides grants in response to requests, as per specified arbitration scheme and within a specified time window
Single-Cycle	ovl_bits	Single-Cycle	ovl_implication	!e) checks number of asserted (or deasserted) bits is within a specified range
n-Cycles	ovl_change			test_expr must change within num_ticks of start_event (action_on_new_start: 0=ignore, 1=restart, 2=error)
Single-Cycle	ovl_code_distance			test_expr2, !e) checks hamming distance between two expressions
n-Cycles	ovl_cycle_sequence			!e) if the initial sequence holds, the final sequence must also hold (necessary_conditions: 0=trigger-on-most, 1=trigger-on-first, 2=trigger-on-first-until-held)
Two Cycles	ovl_decrement	Two Cycles	ovl_increment	!e) if test_expr changes, it must decrement by the value parameter (modulo 2 ^{width})
Two Cycles	ovl_delta			!e) if test_expr changes, the delta must be >=min and <=max
Single-Cycle	ovl_even_parity	Event-bound	ovl_memory_async	!e) test_expr must have an even parity, i.e. an even number of bits asserted
Event-bound	ovl_fifo			!e) checks data integrity of a FIFO and ensures that the FIFO does not overflow or underflow
Two Cycles	ovl_fifo_index			!e) FIFO pointers should never overflow or underflow
n-Cycles	ovl_frame			test_expr, !e) test_expr must not hold before min_ticks cycles, but must hold at least once by max_ticks (action_on_new_start: 0=ignore, 1=restart, 2=error)
n-Cycles	ovl_handshake			!e) req and ack must follow the specified handshaking protocol
n-Cycles	ovl_hold_value	Event-bound	ovl_memory_sync	!e) once test_expr matches value, test_expr doesn't change value until a specified event
Single-Cycle	ovl_implication			!e) if antecedent_expr holds then consequent_expr must hold in the same cycle
Two Cycles	ovl_increment			!e) if test_expr changes, it must increment by the value parameter (modulo 2 ^{width})
Event-bound	ovl_memory_async			!e) ensures the integrity of accesses to an asynchronous memory
Event-bound	ovl_memory_sync			!e) ensures the integrity of accesses to a synchronous memory
n-Cycles	ovl_multiport_fifo	n-Cycles	ovl_multiport_fifo	!e) ensures data integrity of a FIFO with multiple enqueue and dequeue ports, and checks underflow and overflow
Single-Cycle	ovl_mutex			!e) ensures that the bits of an expression are mutually exclusive
Single-Cycle	ovl_never			!e) test_expr must never hold
Single-Cycle	ovl_never_unknown			!e) test_expr must never take an unknown value, just be 0 or 1
Combinatorial	ovl_never_unknown_async			!e) test_expr must never go to an unknown value asynchronously, it must remain to be an 0 or 1
n-Cycles	ovl_next			!e) test_expr must hold num_ticks cycles after start_event holds
Event-bound	ovl_next_state	Single-Cycle	ovl_mutex	!e) test_expr must hold num_ticks cycles after start_event holds
Event-bound	ovl_no_contention			!e) ensures expression transitions only to specified values
Two Cycles	ovl_no_overflow	Single-Cycle	ovl_never	!e) ensures that a bus is driven according to specified contention rules
Two Cycles	ovl_no_transition	Single-Cycle	ovl_never_unknown	!e) if test_expr is at max, in the next cycle test_expr must be >=min and <=max
Two Cycles	ovl_no_underflow	Single-Cycle	ovl_never_unknown_async	!e) if test_expr is at min, in the next cycle test_expr must be >=min and <=max
Single-Cycle	ovl_one_cold	Single-Cycle	ovl_next	!e) test_expr must have an odd parity, i.e. an odd number of bits asserted
Single-Cycle	ovl_one_hot	Combinatorial	ovl_never_unknown_async	!e) test_expr must be one-hot, i.e. exactly one bit set low (inactive 0=also-all-zero, 1=also-all-one, 2=pure-one-cold)
Combinatorial	ovl_proposition	n-Cycles	ovl_next	!e) test_expr must hold asynchronously (not just at a clock edge)
Two Cycles	ovl_quiescent_state	Event-bound	ovl_next_state	!e) test_expr must hold num_ticks cycles after start_event holds
Single-Cycle	ovl_range			!e) test_expr must equal check_value on a rising edge of sample_event (also checked on rising edge of OVL_END_OF_SIMULATION)
Event-bound	ovl_reg_loaded			!e) test_expr must be >=min and <=max
n-Cycles	ovl_req_ack_unless			!e) ensures that a register is loaded with source data within a specified time window
n-Cycles	ovl_req_requires			!e) ensures that every request receives a corresponding acknowledge in a specified time window
n-Cycles	ovl_stack	Event-bound	ovl_next_state	!e) ensures that every request event in takes a valid request-response event sequence that finishes within a specified time window
n-Cycles	ovl_time			!e) ensures the data integrity of a stack and ensures that the stack does not overflow or underflow
Two Cycles	ovl_transition			!e) test_expr must hold for num_ticks cycles after start_event (action_on_new_start: 0=ignore, 1=restart, 2=error)
n-Cycles	ovl_unchange	Event-bound	ovl_no_contention	!e) if test_expr changes from start_state, then it can only change to next_state
n-Cycles	ovl_valid_id			!e) test_expr must not change within num_ticks of start_event (action_on_new_start: 0=ignore, 1=restart, 2=error)
Single-Cycle	ovl_value			!e) ensures that each issued ID is returned within a specified time window; that returned ID's match issued ID's; and that the issued and outstanding ID's do not exceed specified limits
n-Cycles	ovl_width			!e) ensures the value of an expression either matches a value in a specified list or does not match any value in the list
Event-bound	ovl_win_change	Two Cycles	ovl_no_overflow	!e) test_expr must hold for between min_ticks and max_ticks cycles
Event-bound	ovl_window	Two Cycles	ovl_no_transition	!e) test_expr must change before start_event and end_event
Event-bound	ovl_win_unchange			!e) test_expr must hold after the start_event and upto (and including) the end_event
Single-Cycle	ovl_zero_one_hot			!e) test_expr must not change between start_event and end_event
				!e) test_expr must be one-hot or zero, i.e. at most one bit set high
PARAMETERS			INPUT ASSUMPTIONS	
severity_level			Restricts environment	
'OVL_FATAL			Examples	
'OVL_ERROR			* One hot inputs	
'OVL_WARNING			* Range limits e.g. cache sizes	
'OVL_INFO			* Stability e.g. cache sizes	
property_type			* No back-to-back reqs	
'OVL_ASSERT			* Handshaking sequences	
'OVL_ASSUME			* Bus protocol	
'OVL_IGNORE				
msg: descriptive string				

+incdir+<OVL_DIR>/std_ovl

* FSM transitions


* X checkers (ovl_never_unknown)

<http://www.accellera.org/downloads/standards/ovl>

WHERE DO ASSERTIONS COME FROM?



Who writes the assertions?



Implementation Assertions

- Also called “design” assertions.
 - Specified by the designer.
- Encode designer’s assumptions.
 - – Interface assertions:
 - Catch different interpretations between individual designers.
 - – Conditions of design misuse or design faults:
 - detect buffer over/under flow
 - detect buffer read & write at the same time when only one is allowed
- Implementation assertions **can detect** discrepancies between design assumptions and implementation.
- But implementation assertions **won’t detect** discrepancies between functional intent and design!

(Remember: Verification Independence!)



Specification Assertions

- Also called “intent” assertions
 - Often high-level properties.
- Specified by architects, verification engineers, IP providers, standards.
- Encode expectations of the design based on understanding of functional intent.
- Provide a “functional error detection” mechanism.
- Supplement error detection performed by self-checking testbenches.
 - Instead of using (implementing) a monitor and checker, in many cases writing a block-level assertion can be much simpler.



End of Part I

COMS30026 Design Verification

Assertion-based Verification

Kerstin Eder

[Trustworthy Systems Laboratory](https://www.bristol.ac.uk/engineering/research/trustworthy-systems-laboratory/)

<https://www.bristol.ac.uk/engineering/research/trustworthy-systems-laboratory/>



