COMS30026 Design Verification **Functional Formal Verification** Kerstin Eder

Trustworthy Systems Laboratory

https://www.bristol.ac.uk/engineering/research/trustworthy-systems-laboratory/

(Acknowledgement: I gratefully acknowledge the support from Cadence who provide the licenses for the Formal Verification Tool demonstration. Special thanks also to Anton Klotz from the Cadence Academic Network.)





Functional Verification Approaches



Functional Verification Approaches



Formal Property Checking

Properties of a design (aka <u>assertions</u>) are formally proven or disproved.

- Used to complement simulation-based verification.
- Usually employed at **lower levels** in the design hierarchy.

Give a reconvergence model for formal property checking!

A reconvergence model is a conceptual representation of the verification process. It helps us understand what is being verified.





- Properties are derived from the specification. (interpretation step)
- Properties are expressed as formulae in some (temporal) logic.





- **Properties** are derived from the specification. (interpretation step)
- Properties are expressed as formulae in some (temporal) logic.





- **Properties** are derived from the specification. (interpretation step)
- Properties are expressed as formulae in some (temporal) logic.





Properties are derived from the specification. (interpretation step)

Properties are expressed as formulae in some (temporal) logic.





- **Properties** are derived from the specification. (interpretation step)
- Properties are expressed as formulae in some (temporal) logic.
- <u>Checking</u> is typically performed on a Finite State Machine model of the design.
 - This may be an FSM model of the RTL (as shown in the example).



- **Properties** are derived from the specification. (interpretation step)
- Properties are expressed as formulae in some (temporal) logic.
- Checking is typically performed on a Finite State Machine model of the design.

This may be the RTL (as shown in the example).



11

Overview of Formal Property Checking

- Property Checking is the most common form of high-level formal verification used in practice.
- Property checking is fully automatic.
 Requires the properties to be written.
- It performs exhaustive verification of the design wrt the specified properties.
 - It provides proofs and can demonstrate the absence of bugs.
 - A <u>counterexample</u> is presented for failed properties.
 - Frequently used for critical, well specified parts of the design, e.g. cache coherence protocols, bus protocols, interrupt controllers, interfaces

Scalability of Formal Verification

Due to the fact that formal verification is exhaustive, formal methods can suffer from capacity limits. INFORMATION AND COMPUTATION 98, 142–170 (1992)



School of Computer Science, Carnegie Mellon University, Pittsburgh, Pennsylvania 15213

AND

D. L. DILL AND L. J. HWANG

Stanford University, Stanford, California 94305

Many different methods have been devised for automatically verifying finite state systems by examining state-graph models of system behavior. These methods all depend on decision procedures that explicitly represent the state space using a list or a table that grows in proportion to the number of states. We describe a general method that represents the state space symbolically instead of explicitly. The generality of our method comes from using a dialect of the Mu-Calculus as the primary specification language. We describe a model checking algorithm for Mu-Calculus formulas that uses Bryant's Binary Decision Diagrams (Bryant, R. E., 1986, IEEE Trans. Comput. C-35) to represent relations and formulas. We then show how our new Mu-Calculus model checking algorithm can be used to derive efficient decision procedures for CTL model checking, satisfiability of linear-time temporal logic formulas, strong and weak observational equivalence of finite transition systems, and language containment for finite w-automata. The fixed point computations for each decision procedure are sometimes complex, but can be concisely expressed in the Mu-Calculus. We illustrate the practicality of our approach to symbolic model checking by discussing how it can be used to verify a simple synchronous pipeline circuit. © 1992 Academic Press, Inc.

J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, L.J. Hwang. Symbolic mod checking: 1020 States and beyond, Information and Computation, Volume 9 2, 1992, Pages 142-170, ISSN 0890-5401. https://doi.org/10.1016/0890-5401(92)90017-A

e

- Consider simulating a typical CPU design
 - 500k gates, 20k DFFs, 500 inputs
 - 70 billion simulation cycles, running on 200 linux boxes for a week
 - How big: 2³⁶ cycles



- Consider simulating a typical CPU design
 - 500k gates, 20k DFFs, 500 inputs
 - 70 billion sim cycles, running on 200 linux boxes for a week
 - How big: 2³⁶ cycles
- Consider formally verifying this design
 - Input sequences: cycles 2^(inputs+state) = 2²⁰⁵⁰⁰



- What about X's: 2¹⁵⁰⁰⁰ (5,000 X-assignments + 10,000 non-reset DFFs)
- How big: 2²⁰⁵⁰⁰ cycles (2¹⁵⁰⁰⁰ combinations of X is not significant here!)



- Consider simulating a typical CPU design
 - 500k gates, 20k DFFs, 500 inputs
 - 70 billion sim cycles, running on 200 linux boxes for a week
 - How big: 2³⁶ cycles
- Consider formally verifying this design
 - Input sequences: cycles 2^(inputs+state) = 2²⁰⁵⁰⁰



- What about X's: 2¹⁵⁰⁰⁰ (5,000 X-assignments + 10,000 non-reset DFFs)
- How big: 2²⁰⁵⁰⁰ cycles (2¹⁵⁰⁰⁰ combinations of X is not significant here!)
- These are a big numbers!
 - Cycles to simulate the 500k gate CPU design: 2^{36}
 - Cycles to formally verify a <u>32-bit</u> adder: \longrightarrow <u>2⁶⁴</u>
 - Number of stars in universe:

(70 billion) (18 billion billion) (10²²)

2⁷⁴



- Consider simulating a typical CPU design
 - 500k gates, 20k DFFs, 500 inputs
 - 70 billion sim cycles, running on 200 linux boxes for a week
 - How big: 2³⁶ cycles
- Consider formally verifying this design
 - Input sequences: cycles 2^(inputs+state) = 2²⁰⁵⁰⁰



- What about X's: 2¹⁵⁰⁰⁰ (5,000 X-assignments + 10,000 non-reset DFFs)
- How big: 2²⁰⁵⁰⁰ cycles (2¹⁵⁰⁰⁰ combinations of X is not significant here!)
- These are a big numbers!
 - Cycles to simulate the 500k gate CPU design: 2³⁶
 - Cycles to formally verify a <u>32-bit adder:</u>
 - Number of stars in universe:
 - Number of atoms in the universe:
 - Possible X combinations in 500k gate design:
 - Cycles to formally verify the 500k gate design:

(70 billion) (18 billion billion) (10²²) (10⁷⁸) (10⁴⁵¹⁵ x 3) (10⁶¹⁷¹)

2⁶⁴

274

 2^{260}

215000

220500

Managing complexity in FV

- There are tried and trusted techniques to overcome the capacity limitations of FV:
 - Start with narrow focus on block level, work up towards higher levels in the design hierarchy turning proven assertions into assumptions
 - Restrict property checking to work over <u>finite</u> small time windows.
 - Limit environment behaviour by strengthening constraints.
 - <u>Case splits over a set of properties</u>, partitioning and black boxing.

Functional Verification Approaches



Simulation vs Formal Verification



Only selected parts of the design can be covered during simulation.

[B. Wile , J.C. Goss and W. Roesner, "Comprehensive Functional Verification – The Complete Industry Cycle", Morga Kaufman, 2005]



Only selected parts of the design can be covered during simulation. Naïve interpretation of exhaustive formal verification: Verify ALL properties.

[B. Wile , J.C. Goss and W. Roesner, "Comprehensive Functional Verification – The Complete Industry Cycle", Morga Kaufman, 2005]



Only selected parts of the design can be covered during simulation. Naïve interpretation of exhaustive formal verification: Verify ALL properties.

In practice, completeness issues and capacity limits restrict formal verification to selected parts of the design.

[B. Wile , J.C. Goss and W. Roesner, "Comprehensive Functional Verification – The Complete Industry Cycle", Morga Kaufman, 2005]

Outcomes of Formal Property Checking









How do you know you've encoded the property right?



- Keep properties and sequences simple; build complex properties from simple, short properties.
- Peer review properties you write.
 - Know what to expect, e.g. create failing conditions.
- If the property fails (when you expect it to succeed), then investigate the counterexample:

– Is it reachable or not?

But if the property succeeds, how do you know whether you've encoded the property right?



HANDS-ON FORMAL PROPERTY CHECKING DEMO

Formal Property Checking

Jasper DEMO

- DUV: FIFO design from ABV lecture
- Verification of selected FIFO properties from ABV

000	X (session_0) - Jaspe	••	•		X (session_0) - JasperGold Apps (/sessionLogs/session_0) - ProofGrid Manager												
<u>File E</u> dit <u>V</u> iew	<u>D</u> esign <u>R</u> eports <u>A</u> ppl	<u>F</u> ile <u>T</u>	ools <u>P</u> lot T	īa <u>b</u> s <u>W</u> indow <u>H</u> e	lp												cādence [:]
Formal Property			🛛 Disable 🚯 😳 🍬 🖾 🏠 🥪														
			oedded> (thre	ead 0)													
Design Hierarch × Property Table		🔞 🥶	🖓 Filter on r	name						16 -							0.Hp
Design Hierarch ×		Туре	Name	T	PRE	Нр	Ht	N	В	-					0.В	00.Htp	0.Ht
	🔞 🝣 ү Filter on na	Assert	valid_cnt_ra	inge_top		?15) 🦹 14	1	? 1	14 -						0.N	
	Name	Assert	valid_cnt_ra	inge_bottom	~					-						•	■ 0.N
▲ ► Des Ti ♦ ►		Assert	mutex_full_	empty		🖌 (-, 1)				ທ ¹² -							0.B
				r_clear_wrong		? (1, 2				Proof / Trace attempts							
	valid_cnt_range_botto	Assert	empty_after	r_clear		🖋 (1, 2	-			1 0 -							
				lear_ignore_write		🖋 (1, 2	-			att			╶╴╎┍┘╴┍				
	empty_after_clear_wr	Assert	empty_after	r_clear_no_wr		🖋 (1, 2	-			8 8 -							
	empty_after_clear	Assert	empty_one_write_wrong			? (1, 2) 🗶 2			Ľ I							
	emptv after clear io	Assert	empty_one_		🖌 (1, 2				- 6-								
	Total: 17 Filt		RW_fails			? (1, 2				<u> </u>	و و و ا		بري بين ال				
session 0		L	RWEmpty			🖋 (1, 2				ہ -							
- ar_cex : - undetermined : - unprocessed : - error : covers : - unreachable :			RWFull fifo_not_full fifo_full fifo_empty			✓ (1, 2) ? 8				4 -							
						✔ (1, 1	-		2 -		TTT						
						2 (1, 5											
						✓ (1, 1			1								
		Cover	fifo_not_em	pty		🖌 (1, 1) ?1			0 –							
- covered :											0 0.01					0.07 0	
	 ar_covered : undetermined : 												Job Time [s]				
	- unprocessed :	Index	Engine	PID	H	lost		Sta	itus		Time		Memory (F	Resident)	Progre	SS	Proof
	- error	0 PRE										0.0 9					
		0 Hp			snowy.cs.bris.ac.uk					0.1 s			10.99 MiB				
[<embedded>] %</embedded>			0 Ht		snowy.cs.bris.ac.uk					0.1 s			9.33 MiB			║	
			0 N 0 B		snowy.cs.bris.ac.uk snowy.cs.bris.ac.uk									8.97 MiB 7.19 MiB			
Console Lint I	•			S	nowy.cs.i	JIIS.aC.U	K 5(0	pped			0.1 9		1.13 MIB				
		ProofGr	rid Manager is	s Enabled													1

The demo session includes

- Automatic generation of basic properties using "Visualize":
 - Basic functionality of the DUV
 - Range checks of signals

Verification of SVA properties:

- "Empty and full are never asserted together."
- "After clear the FIFO is empty."
- "On empty after one write the FIFO is no longer empty."

Inspect and understand counterexamples:

- Debug several failed properties
- **Note:** Close link to coverage closure (by construction).
 - Link from env_constraints to simulation assertions.

Summary

Functional Formal Verification

- Distinction between <u>static</u> and <u>dynamic</u> verification techniques
- Reconvergence model for formal verification
- What happens during formal verification
- Capacity limits and techniques to manage complexity
- Simulation vs. formal verification
- Outcomes of formal property checking
- Guidelines on writing properties

Conclusion

No single method is adequate to verify a whole design in practice.



- Carefully select the verification methods that maximize ROI for each level in the design hierarchy.
- Complement simulation with formal verification techniques to exploit the benefits and mitigate the limitations of each technique.